Dingli Zhang
|
15b5b54ac7
|
8357694: RISC-V: Several IR verification tests fail when vlen=128
Reviewed-by: mhaessig, fyang, mli
|
2025-07-21 13:34:24 +00:00 |
|
Hamlin Li
|
1b6281d98c
|
8321003: RISC-V: C2 MulReductionVI
8321004: RISC-V: C2 MulReductionVL
Reviewed-by: fyang, rehn
|
2025-02-21 10:25:50 +00:00 |
|
Hamlin Li
|
4a83ca1202
|
8349666: RISC-V: enable superwords tests for vector reductions
Reviewed-by: fyang, luhenry
|
2025-02-10 11:25:20 +00:00 |
|
Magnus Ihse Bursie
|
2979806c72
|
8345795: Update copyright year to 2024 for hotspot in files where it was missed
Reviewed-by: dholmes, tschatzl, dnsimon, sspitsyn
|
2024-12-10 08:47:46 +00:00 |
|
Emanuel Peter
|
7b38bfea33
|
8333729: C2 SuperWord: remove some @requires usages in test/hotspot/jtreg/compiler/loopopts/superword
Reviewed-by: chagedorn, kvn
|
2024-06-17 07:00:03 +00:00 |
|
Emanuel Peter
|
06b0a5e038
|
8302652: [SuperWord] Reduction should happen after loop, when possible
Reviewed-by: kvn, pli, jbhateja, sviswanathan
|
2023-05-23 08:05:13 +00:00 |
|
Daniel Skantz
|
d20bde29f2
|
8294715: Add IR checks to the reduction vectorization tests
Reviewed-by: rcastanedalo, epeter
|
2023-03-13 07:33:46 +00:00 |
|
Sandhya Viswanathan
|
398ce2948c
|
8240248: Extend superword reduction optimizations for x86
Add support for and, or, xor reduction
Co-authored-by: Shravya Rukmannagari <shravya.rukmannagari@intel.com>
Reviewed-by: vlivanov, thartmann
|
2020-03-23 10:26:40 -07:00 |
|